

Xilinx - ISE - /home/michel/xilinx/xsa/tp01/tp01.ise - [portes.sch]

File Edit View Project Source Process Add Tools Window Help

Choisir une famille de symboles

Categories: <--All Symbols--> Arithmetic Buffer

Symbols: acc16 acc4

Sym: Choisir un symbole en cliquant sur le nom puis en se déplaçant sur la page de schéma

Orie Rot

Symbol Info

Sou File Snap Libr Syn

Processes for: portes

- Implement Design
- Generate Programming File
- Configure Target Device

Processes Options

Design Summary portes.sch

Process "Generate Programming File" completed successfully


Console Errors Warnings Tcl Shell Find in Files


Sélectionner un symbole

Etablir les connexions

Ajouter les broches d'entrée ou sortie

The screenshot shows the Xilinx ISE software interface. The main workspace displays a logic circuit diagram with several logic gates (AND, OR, NOT) and flip-flops connected together. The left-hand side contains a 'Categories' pane with 'Arithmetic' and 'Buffer' categories, and a 'Symbols' list with 'acc16' and 'acc4'. Below this is a 'Symbol Info' section. The bottom-left pane shows a list of processes for the project 'portes', including 'Implement Design', 'Generate Programming File', and 'Configure Target Device'. The bottom-right pane shows a message: 'Process "Generate Programming File" completed successfully'. The bottom-most pane contains tabs for 'Console', 'Errors', 'Warnings', 'Tcl Shell', and 'Find in Files'. Several callout boxes with arrows point to specific elements: 'Choisir une famille de symboles' points to the 'Categories' list; 'Choisir un symbole en cliquant sur le nom puis en se déplaçant sur la page de schéma' points to the 'Symbols' list; 'Sélectionner un symbole' points to the 'acc16' symbol; 'Etablir les connexions' points to the logic circuit diagram; 'Ajouter les broches d'entrée ou sortie' points to the input and output pins of the circuit; and 'Clic bouton droit puis run ou rerun pour créer le fichier de configuration (.bit)' points to the 'Generate Programming File' process in the bottom-left pane.













Ligne commençant par un # :  
ligne non prise en compte par le  
logiciel  
Supprimer le commentaire pour  
utiliser une broche


Nom de la broche utilise par  
le schéma

Numéro de la broche du  
circuit

Double clic pour  
afficher le  
contenu du fichier

# Exemples de symboles





Extrait du fichier : xsa\_50.ucf

```
# entree dip switch
NET "D0" LOC = "P54" | IOSTANDARD = LVTTTL ;
NET "D1" LOC = "P64" | IOSTANDARD = LVTTTL ;

# sortie 8 bits data
NET "s0" LOC = "P39" | IOSTANDARD = LVTTTL ;
```